Tungsten work function engineering for dual metal gate nano-CMOS

J. K. Efavi; T. Mollenhauer; T. Wahlbrink; H. D.B. Gottlob; M. C. Lemme; H. Kurz

doi:10.1007/s10854-005-2310-8

Tungsten work function engineering for dual metal gate nano-CMOS

J. K. Efavi
, T. Mollenhauer
, T. Wahlbrink
, H. D.B. Gottlob
, M. C. Lemme
, H. Kurz

AMO GmbH

Research output: Contribution to journal › Article › peer-review

16 Citations (Scopus)

Abstract

A buffer layer technology for work function engineering of tungsten for dual metal gate Nano-CMOS is investigated. For the first time, tungsten is used as a p-type gate material using 1 nm of sputtered Aluminum Nitride (AlN_x) as a buffer layer on silicon dioxide (SiO₂) gate dielectric. A tungsten work function of 5.12 eV is realized using this technology in contrast to a mid-gap value of 4.6 eV without a buffer layer. Device characteristics of a p-MOSFET on silicon-on-insulator (SOI) substrate fabricated with this technology are presented.

Original language	English
Pages (from-to)	433-436
Number of pages	4
Journal	Journal of Materials Science: Materials in Electronics
Volume	16
Issue number	7
DOIs	https://doi.org/10.1007/s10854-005-2310-8
Publication status	Published - Jul 2005
Externally published	Yes

Access to Document

10.1007/s10854-005-2310-8

Cite this

@article{c51304943df3450cac7ae3eaa63cf33f,

title = "Tungsten work function engineering for dual metal gate nano-CMOS",

abstract = "A buffer layer technology for work function engineering of tungsten for dual metal gate Nano-CMOS is investigated. For the first time, tungsten is used as a p-type gate material using 1 nm of sputtered Aluminum Nitride (AlNx) as a buffer layer on silicon dioxide (SiO2) gate dielectric. A tungsten work function of 5.12 eV is realized using this technology in contrast to a mid-gap value of 4.6 eV without a buffer layer. Device characteristics of a p-MOSFET on silicon-on-insulator (SOI) substrate fabricated with this technology are presented.",

author = "Efavi, \{J. K.\} and T. Mollenhauer and T. Wahlbrink and Gottlob, \{H. D.B.\} and Lemme, \{M. C.\} and H. Kurz",

year = "2005",

month = jul,

doi = "10.1007/s10854-005-2310-8",

language = "English",

volume = "16",

pages = "433--436",

journal = "Journal of Materials Science: Materials in Electronics",

issn = "0957-4522",

publisher = "Springer New York",

number = "7",

}

TY - JOUR

T1 - Tungsten work function engineering for dual metal gate nano-CMOS

AU - Efavi, J. K.

AU - Mollenhauer, T.

AU - Wahlbrink, T.

AU - Gottlob, H. D.B.

AU - Lemme, M. C.

AU - Kurz, H.

PY - 2005/7

Y1 - 2005/7

N2 - A buffer layer technology for work function engineering of tungsten for dual metal gate Nano-CMOS is investigated. For the first time, tungsten is used as a p-type gate material using 1 nm of sputtered Aluminum Nitride (AlNx) as a buffer layer on silicon dioxide (SiO2) gate dielectric. A tungsten work function of 5.12 eV is realized using this technology in contrast to a mid-gap value of 4.6 eV without a buffer layer. Device characteristics of a p-MOSFET on silicon-on-insulator (SOI) substrate fabricated with this technology are presented.

AB - A buffer layer technology for work function engineering of tungsten for dual metal gate Nano-CMOS is investigated. For the first time, tungsten is used as a p-type gate material using 1 nm of sputtered Aluminum Nitride (AlNx) as a buffer layer on silicon dioxide (SiO2) gate dielectric. A tungsten work function of 5.12 eV is realized using this technology in contrast to a mid-gap value of 4.6 eV without a buffer layer. Device characteristics of a p-MOSFET on silicon-on-insulator (SOI) substrate fabricated with this technology are presented.

UR - https://www.scopus.com/pages/publications/24944445857

U2 - 10.1007/s10854-005-2310-8

DO - 10.1007/s10854-005-2310-8

M3 - Article

AN - SCOPUS:24944445857

SN - 0957-4522

VL - 16

SP - 433

EP - 436

JO - Journal of Materials Science: Materials in Electronics

JF - Journal of Materials Science: Materials in Electronics

IS - 7

ER -

Tungsten work function engineering for dual metal gate nano-CMOS

Abstract

Access to Document

Other files and links

Fingerprint

Cite this